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Abstract— An analysis of the measured macroscopic within-
wafer variations for threshold voltage (V th) and on-cur-
rent (Ion) over several technology generations (180 nm, 100 nm
and 65 nm) is reported. It is verified that the dominant
microscopic variations of the MOSFET device can be ex-
tracted quantitatively from these macroscopic variation data
by applying the surface-potential compact model Hiroshima
University STARC IGFET model 2 (HiSIM2), which is
presently brought into industrial application. Only a small
number of microscopic parameters, representing substrate
doping (NSUBC), pocket-implantation doping (NSUBP),
carrier-mobility degradation due to gate-interface roughness
(MUESR1) and channel-length variation during the gate for-
mation (XLD) are found sufficient to quantitatively repro-
duce the measured macroscopic within-wafer variations of
Vth and Ion for all channel length Lg and all technology gen-
erations. Quantitative improvements from 180 nm to 65 nm
are confirmed to be quite large for MUESR1 (about 70%)
and Lmin(XLD) (55%) variations, related to the gate-oxide
interface and the gate-stack structuring, respectively. On
the other hand, doping-related technology advances, which
are reflected by the variation magnitudes of NSUBC (30%)
and NSUBP (25%), are found to be considerably smaller.
Furthermore, specific combinations of extreme microscopic
parameter-variation values are able to represent the bound-
aries of macroscopic fabrication inaccuracies for Vth and Ion .
These combinations are found to remain identical, not only
for all Lg of a given technology node, but also for all inves-
tigated technologies with minimum Lg of 180 nm, 100 nm
and 65 nm.
Keywords— compact model, fabrication inaccuracy, field-effect
transistor, macroscopic, microscopic, potential at channel sur-
face, silicon, within wafer.
1. Introduction
As the dimensions of metal oxide semiconductor field ef-
fect transistors (MOSFETs) are scaled down, the effects of
microscopic fabrication inaccuracies due to process vari-
ations are increasingly affecting the macroscopic varia-
tion of MOSFET performances and turn out to be in-
creasingly difficult to manage and mitigate [1]. Experi-
mental and theoretical variation analysis is normally based
on macroscopic MOSFET properties like threshold volt-
age Vth or on-current Ion. Determining the correlation of
the macroscopic variation data with microscopic MOSFET
properties, like doping concentrations, structure parame-
ters or carrier mobility, has been always a difficult task.
An important reason is that the standard Vth-based com-
pact models for circuit simulation, like BSIM4 [2], don’t
provide a sufficiently physical correlation between macro-
scopic MOSFET performance and microscopic MOSFET
parameters, so that numerical technology computer aided
design (TCAD) software has to be applied for this pur-
pose. One recent method for improving this situation is
the application of predictive technology models (PTM)
in combination with a Vth-based compact model [3], but
having the predictability already included in the compact
model is of course preferable. Many studies also fo-
cus on just one type of the macroscopic variation aspects
like Vth [4], because a comprehensive analysis of several
macroscopic-variation aspects is more difficult and hard to
accomplish.
We report an analysis of Vth and Ion variations over
3 process generations and verify that microscopic varia-
tions can be extracted by applying surface-potential com-
pact models like Hiroshima University STARC IGFET
model 2 (HiSIM2) [5], [6], which are presently in
the process of being brought into industrial application.
Only 4 microscopic parameters, which are related to
substrate doping (NSUBC), pocket-implantation doping
(NSUBP), gate-interface-roughness carrier-mobility degra-
dation (MUESR1) and channel-length variation during
gate structuring (XLD) are found sufficient to quantita-
tively reproduce within-wafer variation of Vth and Ion over
all channel length (Lg) and all 3 technology generations
with a minimum Lg of 180 nm, 100 nm and 65 nm. All
of the 3 analyzed technologies apply a pocket-implantation
technology for suppressing the performance degradations
due to the short-channel effects and are chosen from dif-
ferent manufactures to obtain a more general picture of the
technology trends.
2. Surface-Potential Compact
Models
A new generation of compact models for circuit simula-
tion, like HiSIM2 [5], [6] or PSP [7], uses a model concept
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based on the surface-potential φS in the MOSFET channel
below the gate oxide and incorporates the complete drift-
diffusion theory for the MOSFET device [6], [8]. These
surface-potential compact models replace the regional ap-
proach of Vth-based models like BSIM4 with a single equa-
tion, which is valid for all operating conditions and whose
parameters have a close correlation to the structural and
physical MOSFET parameters.
For example, the Vth variation due to the substrate dop-
ing NSUBC (called NDEP in BSIM4) of a long and
wide MOSFET, depicted for BSIM4 and HiSIM2 in Fig. 1,
Fig. 1. Comparison of Vth as a function of substrate im-
purity variations for a long and wide MOSFET as predicted
by the surface-potential model HiSIM2 and by the threshold-
voltage-based model BSIM4 for a 100 nm technology. The re-
sult with the conventional analytical Vth equation, which neglects
the pocket-implantation contributions, is also shown by a dashed
line.
with model parameters extracted from a 100 nm CMOS
technology, is obviously not correctly reproduced by the
Vth-based model BSIM4. On the other hand, HiSIM2 is
close to the standard analytical solution with a slight de-
viation explained by the fact that the analytical solution
neglects the pocket implantation. Correct scaling proper-
ties of the HiSIM2 model parameters are confirmed with
3 wafers fabricated in the same 100 nm process, but with
deliberately different substrate doping.
Figure 2 verifies, that the extraction of HiSIM2 pa-
rameters from the typically-implanted wafer’s (wafer CCC)
nominal chip is sufficient to predict the Ion−Vth charac-
teristics of the 2 differently implanted wafers, namely
wafer FFC with reduced substrate doping and wafer SSC
with increased substrate doping, by only adjusting the
respective parameter NSUBC in the HiSIM2 model ap-
propriately. This predictability of MOSFET character-
istics through adjustment of the correlated physical pa-
rameter is even true for current derivatives with respect
Fig. 2. Prediction of the inter-wafer variations of Vth and Ion due
to the microscopic variation of the substrate doping (NSUBC)
with the surface-potential-based compact model HiSIM2 for
Lg = 1 µm (a) and for Lg = 0.1 µm (b). Measurements are
shown by square symbols (wafer FFC with reduced substrate
doping), circle symbols (wafer CCC with typical substrate dop-
ing) and cross symbols (wafer SSC with increased substrate dop-
ing), respectively. The model parameter extraction has been
performed for the chip denoted by “extracted” from the wafer
denoted by CCC. The large black symbols are calculated re-
sults with the surface-potential model HiSIM2 by only vary-
ing the NSUBC parameter in the extracted model card of
parameters.
to Vgs (called transconductance gm) or Vds (called output
conductance gds) as verified in Fig. 3 for the transconduc-
tance gm.
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Fig. 3. Comparison of predicted and measured transconduc-
tance gm variations on 3 different wafers (FFC, CCC, and SSC)
with different substrate impurity concentrations (modeled with the
parameter NSUBC) for Lg = 1 µm (a) and Lg = 0.1 µm (b). The
meanings of the symbols are the same as in Fig. 2. These data ver-
ify the predictive capabilities of the surface-potential-based com-
pact model HiSIM2 even for the inter-wafer variations of the Vgs
derivatives of macroscopic I−V characteristics of the MOSFET.
3. Sensitivity of Model Parameters
and Variation-Extraction Method
For correlating the macroscopic variation of the MOSFET
characteristics to the microscopic physical MOSFET pa-
rameters of the surface-potential model, it is necessary to
determine those parameters which most sensitively influ-
ence the MOSFET characteristics.
Figure 4 shows the parameter-sensitivity analysis of sim-
ulated Vth and Ion for an 180 nm technology. The results
Fig. 4. Sensitivity of surface-potential model parameters for
the threshold voltage Vth (a), (c) and the on-current Ion (b),
(d) of NMOSFETs fabricated in a 180 nm CMOS technology.
The most sensitive parameters are different for MOSFETs with
long channel length Lg = 10 µm (a), (b) and short channel length
Lg = 0.18 µm (c), (d).
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for NMOSFETs with long channel lengths (Lg = 10 µm)
and short channel length (Lg = 0.18 µm) are listed in Fig. 5
and show a large TOX sensitivity in all cases. However,
the other sensitive parameters are different for Lg = 10 µm
(NSUBC, MUESR1, MUECB0) and Lg = 0.18 µm (XLD,
NSUBP). For the average oxide thickness (determining
variation of TOX) and the substrate-lattice quality (deter-
mining the variation of MUECB0), process control during
fabrication is known to be very good. In particular, the
average TOX variation within a wafer is usually kept much
smaller than an atomic layer, which means that variations
of the properties of the gate-oxide interface can be expected
to be of main importance in practice. Therefore, we first
restrict the variation analysis of the microscopic parame-
ters to the other 4 parameters NSUBC, MUESR1, NSUBP
and XLD, to see whether this is already sufficient for re-
producing the measured macroscopic Vth and Ion variations
on the basis of the microscopic parameters in the HiSIM2
compact model.
Fig. 5. Most sensitive model parameters from the sensitivity
analysis of Fig. 4. The sensitivity with respect to gate-oxide
thickness (TOX) is large in all cases. Other sensitive parameters
are different for long channel (Lg = 10 µm) and short channel
(Lg = 0.18 µm) MOSFETs. For Lg = 10 µm, substrate doping
(NSUBC) as well as the mobility parameters for phonon scattering
(MUECB0) and surface roughness (MUESR1) are sensitive. For
Lg = 0.18 µm, the pocket doping (NSUBP) and the fabrication-
process-related channel-length change (XLD) in comparison to
the designed channel length are sensitive.
For carrying out the extraction procedure of microscopic
variations, a typical die is first selected based on the con-
dition that MOSFETs on this die occupy a central posi-
tion in the measured Ion −Vth variation for all channel
length Lg. Then a nominal HiSIM2 reference-parameter
set is extracted, which reproduces the I −V characteris-
tics of the MOSFETs on this selected die for all Lg. The
variation of microscopic HiSIM2 parameters with respect
to this nominal parameter set is then determined from the
measured within-wafer Ion−Vth variation data according
to the 4-step procedure of Fig. 6. Taking into account
the Lg-dependence of the respective sensitivities and their
influence on the distribution shape, the microscopic varia-
tions are first determined for NSUBC and MUESR1 form
the long Lg data and then for NSUBP and XLD from the
short Lg data. By applying this method, changes in the
effective channel doping concentration and the effective
Fig. 6. Extraction strategy of the microscopic parameter variation
from the measured macroscopic Vth and Ion variation data. As the
process control is very good for oxide thickness and phonon scat-
tering, these 2 parameters are assumed to have negligible influence
on macroscopic variation and a 2 step procedure for extracting the
variation of the other sensitive parameters is applied. In the first
step the variation of substrate doping (NSUBC) and surface rough-
ness (MUESR1) are determined from the long-channel data (a).
In the second step the short-channel data (b) are used to extract
the variation of pocket doping (NSUBP) and fabrication related
channel-length change (XLD).
mobility degradation as a function of Lg in compari-
son to their long Lg values, represented by the NSUBC
and MUESR1 variations, are correctly captured with the
surface-potential model HiSIM2.
4. Microscopic-Variation Extraction
for 3 Technology Generations
The microscopic within-wafer parameter variations of
NMOSFETs for the 180 nm, 100 nm and 65 nm technology
generations have been analyzed according to the method de-
scribed in Section 3. A nominal die of each wafer has been
selected for each technology generation, based on the condi-
tion that the MOSFETs on this die occupy a central position
(determined by the median values) in the measured Ion−Vth
variation for all Lg. The HiSIM2 reference-parameter set
has then been obtained from a fit to the electrical MOSFET
characteristics on this selected die. The fitting results of the
I−V characteristics of the 100 nm technology are shown
for long and short channel length Lg in Fig. 7 as an example
for the good reproduction of the nominal electrical MOS-
FET characteristics. With this reference-parameter set, the
variation of microscopic parameters has then been deter-
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Fig. 7. Example of the parameter extraction results for the se-
lected nominal MOSFET of the analyzed 100 nm CMOS tech-
nology by fitting the parameters of the surface-potential model
HiSIM2 so that the measured I−V data (solid lines) are accu-
rately reproduced by the simulated data with the compact model
(dotted lines). Id −Vg plots are on logarithmic scale for long
Lg in (a), short Lg in (b) and on linear scale for long Lg in (c),
short Lg in (d).
mined from the measured within-wafer Ion−Vth variation
according to the 4-step procedure of Fig. 6 as explained in
the previous section.
The extracted microscopic variations are shown in
Figs. 8, 9, and 10 for the 180 nm, 100 nm, and 65 nm
technologies, respectively.
Fig. 8. Variation extraction of the most sensitive microscopic
parameters for the NMOSFETs of a 180 nm technology applying
the pocket implantation. Data points in the Ion−Vth graphs for
long (a) (Lg = 10 µm) and short (b) (Lg = 0.18 µm) MOSFETs
are plotted on a scale relative to the selected nominal measured
devices. Points show measured data and open squares show the
nominal compact model data as well as all 16 combinations of
the variation boundaries for the microscopic parameters.
Asymmetric properties of the variation boundaries re-
flect the systematic component of the within-wafer vari-
ation across the wafer. Although only measured transis-
tors down to 130 nm were available for the 65 nm tech-
nology, this has no practical negative influence on the
accuracy of the extracted microscopic parameter varia-
tions of this technology. The 2 graphs in each figure
are plotting measured long and short-channel data for
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Ion−Vth variations (points) together with simulated data
for the nominal parameter set and the 16 extreme com-
binations of the microscopic-parameter variations (open
squares).
Fig. 9. Variation extraction of the most sensitive microscopic
parameters for the NMOSFETs of a 100 nm technology applying
the pocket implantation. Data points in the Ion −Vth plots for
long (a) (Lg = 10 µm) and short (b) (Lg = 0.1 µm) MOSFETs are
plotted in the same manner as in Fig. 8.
Figures 8, 9, and 10 confirm good agreement between
measured and simulated within-wafer variations and ver-
ify that the main sources of measured Ion−Vth variations
can be correlated to the microscopic variations of just
4 physical MOSFET properties over 3 technology gener-
ations from 180 nm to 65 nm, namely, to substrate and
pocket doping concentrations (NSUBC, NSUBP), mobility
degradation due to gate-oxide surface-roughness scattering
(MUESR1), and channel-length variation due to gate-stack
structuring (XLD).
Quantitative improvements of these microscopic param-
eter variations with the technological advances in each
Fig. 10. Variation extraction of the most sensitive microscopic
parameters for the NMOSFETs of a 65 nm technology applying
the pocket implantation. Data points in the Ion −Vth plots for
long (a) (Lg = 10 µm) and short (b) (Lg = 0.13 µm, which was
the smallest measured device) MOSFETs are plotted in the same
style as in Fig. 8.
generation of advancing fabrication technologies are plotted
in Fig. 11.
Improvements for MUESR1 (70%) and Lmin(XLD) (55%),
related to gate-oxide interface and gate-stack structur-
ing have been quite large in the course of fabrication-
technology advances. On the other hand, doping-related
technology improvements, reflected by NSUBC (30%) and
NSUBP (25%), have been considerably smaller. The av-
erage gate-oxide thickness TOX seems to be well con-
trolled, to a level much below the atomic-layer thickness.
On the other hand, gate-oxide-interface properties seem to
be much more difficult to control. Consequently, the influ-
ence of gate-oxide roughness and charged interface traps on
the inversion-layer carrier mobility, captured by MUESR1,
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Fig. 11. Extracted variation trends of microscopic device param-
eters, which are most relevant for within-wafer variations of the
macroscopic NMOSFET characteristics of threshold voltage Vth
and on-current Ion, from the 180 nm to the 65 nm technology
node.
remain substantial and reflect the variability effects due to
the imperfect gate-oxide interface.
5. Conclusion
Surface-potential-based compact models can quantitatively
correlate variations of macroscopic MOSFET-performance
characteristics with microscopic variations of the physical
MOSFET parameters. The most variation-sensitive micro-
scopic parameters are substrate and pocket doping concen-
trations (NSUBC, NSUBP), the carrier-mobility degrada-
tion due to gate-oxide-surface roughness (MUESR1) and
effective channel length due to the gate structuring (XLD).
Quantitative analysis of Ion−Vth variation data for NMOS-
FETs over technology nodes from 180 nm to 65 nm, ap-
plying the pocket-implantation technology, confirms that
microscopic parameter variations have been continuously
improved. The magnitude of these improvements could
be extracted from the measured MOSFET-performance
data, quantitatively amounting to 70%, 55%, 30% and
25% improvement for MUESR1, Lmin (XLD), NSUBC and
NSUBP, respectively. The gate-oxide thickness variation
is found negligible for the within-wafer variation of Ion
and Vth, but the effect of gate-oxide surface-roughness vari-
ations, including the effect of trapped charges, is found to
be substantial.
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